Algorithm - Based Low - Power Transform Coding Architectures - Part II :
نویسندگان
چکیده
In the companion paper, we addressed the low-power DCT/IDCT VLSI architectures of linear complexity increase based on the multirate approach. In this paper, we will discuss other aspects of the low-power design. Firstly, we consider the design of low-power architectures that can lower the power consumption at only O(log M) increase in hardware complexity. Next, we will extend the low-power DCT design to other orthogonal transforms such as Modulated Lapped Transform (MLT) and Extended Lapped Transform (ELT). A uniied programmable IIR low-power transform module, which can perform most of the existing discrete sinusoidal transforms, is also proposed. Finally, we perform the nite-precision analysis of the DCT architecture under the normal and multirate operations. In VLSI design, the assignment of the system wordlength will directly aaect the total switching events and routing capacities, hence the power consumption. Using the analytical results, we can choose the optimal wordlength for each DCT channel under required signal-to-noise ratio (SNR) constraint. The material presented in this paper, together with the multirate architectures in the companion paper, provides a framework for the algorithm-based low-power transform coding kernel design.
منابع مشابه
Algorithm - Based Low - Power Transform Coding Architectures - Part I : The
In most low-power VLSI designs, the supply voltage is usually reduced to lower the total power consumption. However, the device speed will be degraded as the supply voltage goes down. In this paper, we propose new algorithmic-level techniques for compensating the increased delays based on the multirate approach. We present two methods, the Chebyshev polynomial approach and the polyphase decompo...
متن کاملAlgorithm-based low-power transform coding architectures: the multirate approach
In most low-power VLSI designs, the supply voltage is usually reduced to lower the total power consumption. However, the device speed will be degraded as the supply voltage goes down. In this paper, we propose new algorithmic-level techniques to compensate the increased delays based on the multirate approach. We apply the technique of polyphase decomposition to design low-power transform coding...
متن کاملDynamically Parameterized Architectures for Power-Aware Video Coding: Motion Estimation and DCT
Power-aware video coding requires a combination of highperformance and flexibility to satisfy perceptual quality requirements and meet low-power constraints. This work explores the use of dynamically configurable algorithms and architectures which leverage two fundamental properties of video processing: 1. Video content and its associated processing are highly nonuniform in both space and time....
متن کاملAlgorithm-based low-power transform coding architectures
In most low-power VLSI designs, the supply voltage is usually reduced to lower the total power consumption. However, the device speed will be degraded as the supply voltage goes down. In this paper, we propose new algorithmic-level techniques for compensating the increased delays based on the multirate approach. We will show how to compute most of the discrete sinusoidal transforms through the ...
متن کاملMultiplierless Approximate 4-point DCT VLSI Architectures for Transform Block Coding
Two multiplierless algorithms are proposed for 4×4 approximate-DCT for transform coding in digital video. Computational architectures for 1-D/2-D realisations are implemented using Xilinx FPGA devices. CMOS synthesis at the 45 nm node indicate real-time operation at 1 GHz yielding 4×4 block rates of 125 MHz at less than 120 mW of dynamic power consumption.
متن کامل